View FD5110TE-32768K-T1K_3902183.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

product information is current as of publication date. the product conforms copyright ? 2009, pletronics inc. to specifications per the terms of the pletronics standard warranty. production processsing does not necessarily in clude testing of all parameters. reference oscillator optional voltage controlled - programming control - eeprom - sda/scl registers - sx control s2/scl (1) s1/sda (2) (4) out y1 pll multiplier #1 optional spread spectrum optional bypass mode mux #1 divider #1 /1 to /1023 vddout (6) vdd 1.8v (5) ground (3) optional vcontrol fd5t series fd51xxt-32.768khz cmos clock oscillator january 2008 ? pletronics? fd51t series is a quartz crystal controlled precision square wave generator ? output frequency 32.768khz ? selectable low jitter or spread spectrum output. ? device characteristics may be either factory or field programmable ? 1.8v, 2.5 or 3.3v lvcmos outputs ? 3.2 x 5 mm lcc ceramic package ? stability is much better than an xy cut watch crystal. ? low power ? tape and reel or cut tape packaging is available. ? designed for high density smd needs pletronics inc. certifies this device is in accordance with the rohs 6/6 (2002/95/ec) and weee (2002/96/ec) directives. pletronics inc. guarantees the device does not contain the following: cadmium, hexavalent chromium, lead, mercury, pbb?s, pbde?s weight of the device: 0.09 grams moisture sensitivity level: 1 as defined in j-std-020c second level interconnect code: e4 absolute maximum ratings: parameter unit v dd -0.5v to +2.5v v ddout -0.5v to +4.6v vi input voltage -0.5v to v dd + 0.5v vo output voltage -0.5v to v ddout + 0.5v io continuous output current + _ 50 ma tj maximum junction temperature 125 o c thermal resistance, junction to case 50 o c/watt
fd51xxt-32.768khz cmos clock oscillator january 2009 www.pletronics.com 425-776-1880 2 description: the fd51xxt-32.768k is derived from the ple fd51t series programmable cmos clock oscillator which is a modular pll-based low cost, high-performance oscillator. the frequency output is set to 32.768khz. the fd51xxt-32.768k base frequency is a 24.576mhz at cut fundamental mode crystal. the fd5t has a separate output supply pin, v ddout , for either 1.8, 2.5 or 3.3v output logic levels. the device supply, v dd which provides power to all the internal circuits, is nominally 1.8v. the pll is only utilized to support spread spectrum clocki ng (ssc), in all other cases the pll is disabled to reduce power. ssc may be programmed to be either center-spread or down-spread. this is an important technique to reduce electro-magnetic interference (emi). the device supports non-volatile eeprom programming for easy customization of the device. as shipped, the device is pre-programmed. however, the fd51xxt-32.768k may be reprogrammed to a different configuration. reprogramming may be either prior to assembly, or in-circuit via a 2-wire sda/scl i 2 c bus. in-circuit programming is not allowed if the vcxo function is needed. two programmable control inputs, s1 and s2, may be used to control various aspects of fd51xxt-32.768k operation including selection of alternative frequency set(s), selection of ssc functionality, output tri-state and power-down. reference oscillator the vcxo input has a limited voltage range, the vcxo is associated with the internal 1.8v core. a resistor in series with the vcontrol input will permit interfacing to 3.3v analog circuits, the voltage range that changes the frequency will still be limited but the larger voltages swings will not cause problems. the vcxo function is only enabled (internally connected) if the part number indicates a vcxo specification. when the vcxo function is enabled the i 2 c programming mode will be disabled. pll multiplier the pll multiplier is enabled when tight tolerances are needed or when the spread spectrum function is needed. spread spectrum the pll has its individual spread spectrum (ss) function that can be enabled. this permits the modulation of the output frequency by a user-set amount. divider section the dividers operate on the output of the pll. t he divider on the pll can divide by 1 through 1023 and is set to 750 in this case. there is only 1 setting allowed per divider. these are not set by the sx input state. the dividers add very little jitter to the output signals. multiplexers mux #1 selects the input to the divider #1, this can be the reference oscillator signal or the output from
fd51xxt-32.768khz cmos clock oscillator january 2009 www.pletronics.com 425-776-1880 3 pll multiplier #1. the device can make only one of the setting of connections shown in the block diagram (only one pattern stored in eeprom). control inputs the two inputs, s1/sda and s2/scl can be configured in two ways. 1) used as 2 user inputs to permit up to 4 states, sx input setting. 2) the sda and scl become clock and data inputs to write to the fd5t internal setting memory. the interface follows the i 2 c protocol. if the sda and scl are not set then the internal eeprom sets the operation. (not allowed if the vcxo function is specified.) standard configuration s1 s2 output ss pll low low tri state --- disable high low 32.768khz 1% centered enable low high 32.768khz 2% centered enable high high 32.768khz none disable
fd51xxt-32.768khz cmos clock oscillator january 2009 www.pletronics.com 425-776-1880 4 part number: fd5 1 45 t l e -32.768k -yyy packaging code or blank t250 = 250 per tape and reel t500 = 500 per tape and reel t1k = 1000 per tape and reel output frequency - 32.768khz optional enhanced operating temperature range blank = temp. range -20 o c to +70 o c e = temp. range -40 o c to +85 o c blank = v ddout 3.3v, 2.5v and 1.8v device l = v ddout 1.8v only - high output drive level device series model frequency stability for fixed frequency oscillator 45 = + _ 50 ppm 15 = + _ 15 ppm 1 44 = + _ 25 ppm 10 = + _ 10 ppm 1 20 = + _ 20 ppm frequency pull ability for vcxo option enabled 99 = + _ 100 ppm absolute pull range (apr) 75 = + _ 25 ppm absolute pull range (apr) 50 = + _ 50 ppm absolute pull range (apr) 1 = 1 output 1 pll version series model 1 in these cases the pll will be enabled and the power dissipation will be higher. part marking: ple fd51 marking legend: ple = pletronics 32.768k ymd = date of manufacture (year-month-day) ymd all other marking is internal factory codes codes for date code ymd code 89012 code ab c d e f g h j k l m year 2008 2009 2010 2011 2012 month jan feb mar apr may jun jul aug sep oct nov dec code 123456789abcdefg day 12345678910111213141516 code h j k l m n p r t u v w x y z day 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
fd51xxt-32.768khz cmos clock oscillator january 2009 www.pletronics.com 425-776-1880 5 electrical specification over th e specified temperature range , item min max unit condition frequency accuracy ? 45 " -50 +50 ppm for all supply voltages, load changes, aging for 1 year, shock, vibration and temperatures ? 44 " -25 +25 ? 20 " -20 +20 ? 15 " -15 +15 ? 10 " -10 +10 recommended operating conditions device supply voltage v dd 1.7 1.9 v output supply voltage v ddout 1.7 3.6 v output supply voltage ?l? v ddout 1.7 1.9 v low level input voltage -- 30 % of v dd high level input voltage 70 -- % of v dd input voltage range, s1, s2 0 3.6 v v th is 0.5 * v dd input current for: s1, s2 0 5 a v in = v dd ; v dd = 1.9v -4 0 a v in = 0.0v d ; v dd = 1.9v output current, v ddout = 3.3v -12 +12 ma output current, v ddout = 2.5v -10 +10 ma output current, v ddout = 1.8v -5 +5 ma output current ?l?, v ddout = 1.8v -8 +8 ma output load, lvcmos -- 10 pf higher loads can be used lvcmos output parameters for v ddout = 3.3v output high, v ddout = 3.3v 2.9 -- v i oh = -0.1 ma 2.4 -- v i oh = -8.0 ma 2.2 -- v i oh = -12.0 ma output low, v ddout = 3.3v -- 0.1 v i oh = +0.1 ma -- 0.5 v i oh = +8.0 ma -- 0.8 v i oh = +12.0 ma rise & fall time -- 0.6 ns v ddout = 3.3v, 20 - 80%, 10pf load i dd (no pll enabled) -- 2.5 ma i dd (pll enabled) -- 9 ma ss option or 15ppm or 10 ppm stability i ddout -- 5 ua 10pf load output symmetry 45 55 % at 50% point of v ddout peak-to-peak jitter (1)(2) -- 10 ps (no ss and pll disabled)
fd51xxt-32.768khz cmos clock oscillator january 2009 item min max unit condition www.pletronics.com 425-776-1880 6 lvcmos output parameters for v ddout = 2.5v output high, v ddout = 2.5v 2.2 -- v i oh = -0.1 ma 1.7 -- v i oh = -6.0 ma 1.6 -- v i oh = -10.0 ma output low, v ddout = 2.5v -- 0.1 v i oh = +0.1 ma -- 0.5 v i oh = +6.0 ma -- 0.7 v i oh = +10.0 ma rise & fall time -- 0.6 ns v ddout = 2.5v, 20 - 80%, 10pf load output symmetry 45 55 % at 50% point of v ddout i dd (no pll enabled) -- 2.5 ma i dd (pll enabled) -- 9 ma ss option or 15ppm or 10 ppm stability i ddout -- 4 ua 10pf load peak-to-peak jitter (1) -- 10 ps (no ss and pll disabled) lvcmos output parameters for v ddout = 1.8v output high, v ddout = 1.8v 1.6 -- v i oh = -0.1 ma 1.4 -- v i oh = -3.0 ma 1.1 -- v i oh = -6.0 ma output low, v ddout = 1.8v -- 0.1 v i oh = +0.1 ma -- 0.3 v i oh = +3.0 ma -- 0.6 v i oh = +6.0 ma rise & fall time -- 0.9 ns v ddout = 1.8v, 20 - 80%, 10pf load output symmetry 45 55 % at 50% point of v ddout i dd (no pll enabled) -- 2.5 ma i dd (pll enabled) -- 9 ma ss option or 15ppm or 10 ppm stability i ddout -- 2.5 ua 10pf load peak-to-peak jitter (1) -- 10 ps (no ss and pll disabled) lvcmos output parameters for v ddout = 1.8v ?l? version output high, v ddout = 1.8v 1.6 -- v i oh = -0.1 ma 1.4 -- v i oh = -4.0 ma 1.1 -- v i oh = -8.0 ma output low, v ddout = 1.8v -- 0.1 v i oh = +0.1 ma -- 0.3 v i oh = +4.0 ma -- 0.6 v i oh = +8.0 ma rise & fall time 0.7 ns v ddout = 1.8v, 20 - 80%, 10pf load
fd51xxt-32.768khz cmos clock oscillator january 2009 item min max unit condition www.pletronics.com 425-776-1880 7 output symmetry 45 55 % at 50% point of v ddout i dd (no pll enabled) -- 2.5 ma i dd (pll enabled) -- 9 ma ss option or 15ppm or 10 ppm stability i ddout -- 3 ua 10pf load peak-to-peak jitter (1) -- 10 ps (no ss and pll disabled) vcxo function vcontrol input range usable 0.5 v dd - 0.5v v the slope is positive vcontrol input range allowed - direct connect to vcontrol - limit current to + _ 3ma 0.0 -1.0 v dd 4.0 v the slope is positive recommend >=1k ohm to vcontrol pull ability specified in the p.n. -- -- linearity -10 +10 % (1) 10,000 cycles
fd51xxt-32.768khz cmos clock oscillator january 2009 www.pletronics.com 425-776-1880 8 trise 10% * vcc ground vlow 50% * vcc 90% * vcc vhigh tfall symmetry load circuit and test waveform reliability: environmental compliance parameter condition mechanical shock mil-std-883 method 2002, condition b vibration mil-std-883 method 2007, condition a solderability mil-std-883 method 2003 thermal shock mil-std-883 method 1011, condition a esd rating model minimum voltage conditions human body model 1500 mil-std-883 method 3115 charged device model 1000 jesd 22-c101 package labeling label is 1" x 2.6" (25.4mm x 66.7mm) label is 1" x 2.6" (25.4mm x 66.7mm) font is courier new font is arial bar code is 39-full ascii (label will show fd51xxt-32.768k)
fd51xxt-32.768khz cmos clock oscillator january 2009 www.pletronics.com 425-776-1880 9 1 3 4 1 2 6 5 mechanical: inches mm a 0.197 + _0.006 5.00 + _0.15 b 0.125 + _0.006 3.20 + _0.15 c 0.053 max 1.35 max d 1 0.050 1.27 e 1 0.050 1.27 f 1 0.004 0.10 g 1 0.039 1.00 h 1 0.025 0.63 contacts : gold 11.8 inches 0.3 m minimum over nickel 50 to 350 inches 1.27 to 8.89 m 1 typical dimensions not to scale i 1 0.020 0.50 j 1 0.004r 0.10r k 1 0.008r 0.20r pad functions: pad function note 1 s1/sda serial data clock (optional v cont rol - vcxo) s2 input to select 1 of 4 preprogrammed functions of the outputs (optional) 2 s2/scl serial data s1 3 ground (gnd) 4 out (y3) crystal reference frequency divided by 1 through 1023 pll1 frequency divided by 1 through 1023 5v dd 1.8v, powers internal circuitry of the o scillator. bypass capacitor required near the package pin. 6v ddout 1.8v, 2.5v or 3.3v supply for the output buffers. sets cmos output level. bypass capacitor required near the package pin. all unused inputs should be pulled high.
fd51xxt-32.768khz cmos clock oscillator january 2009 www.pletronics.com 425-776-1880 10 260c maximum 10 seconds maximum 215c10c approximately 50 seconds allowed rate of temperature change maximum 4c per second 120 to 160 seconds 100 150 200 250 temperature (c) 175c10c reflow cycle (typical for lead free-processing) the part may be reflowed 2 times without degradation. tape and reel: available for quantities of 250 to 1000 per reel, cut tape for < 250 constant dimensions table 1 tape size d0 d1 min e1 p0 p2 s1 min t max t1 max 8mm 1.5 +0.1 -0.0 1.0 1.75 + _0.1 4.0 + _0.1 2.0 + _0.05 0.6 0.6 0.1 12mm 1.5 16mm 1.5 2.0 + _0.1 24mm 1.5 variable dimensions table 2 tape size b1 max e2 min f p1 t2 max w max ao, bo & ko 16 mm 12.1 14.25 7.5 + _0.1 8.0 + _0.1 8.0 16.3 note 1 note 1: embossed cavity to conform to eia-481-b not to scale reel dimensions a inches 7.0 10.0 13.0 mm 177.8 254.0 330.2 b inches 2.50 4.00 3.75 mm 63.5 101.6 95.3 tape width c mm 13.0 +0.5 / -0.2 d mm 16.4 +2.0 -0.0 16.4 +2.0 -0.0 16.4 +2.0 -0.0 16.0 reel dimensions may vary from the above
fd51xxt-32.768khz cmos clock oscillator january 2009 www.pletronics.com 425-776-1880 11 important notice pletronics incorporated (ple) reserves the right to make corrections, improvements, modifications and other changes to this product at any time. ple reserv es the right to discontinue any product or service without notice. customers are responsible for obtaining the latest relevant information before placing orders and should verify that such information is current and complete. all products are sold subject to ple?s terms and conditions of sale supplied at the time of order acknowledgment. ple warrants performance of this product to the specifications applicable at the time of sale in accordance with ple?s limited warranty. testing and other quality control techniques are used to the extent ple deems necessary to support this warranty. except where mandated by specific contractual documents, testing of all parameters of each product is not necessarily performed. ple assumes no liability for application assistance or customer product design. customers are responsible for their products and applications usi ng ple components. to minimize the risks associated with the customer products and applications, customers should provide adequate design and operating safeguards. ple products are not designed, intended, authorized or warranted to be suitable for use in life support applications, devices or systems or other critical applications that may involve potential risks of death, personal injury or severe property or environm ental damage. inclusion of ple products in such applications is understood to be fully at the risk of the customer. use of ple products in such applications requires the written approval of an appropriate ple officer. questions concerning potential risk applications should be directed to ple. ple does not warrant or represent that any license, either express or implied, is granted under any ple patent right, copyright, artwork or other intellectual pr operty right relating to any combination, machine or process which ple product or services are used. information published by ple regarding third-party products or services does not constitute a license from ple to use such products or services or a warranty or endorsement thereof. use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from ple under the patents or other intellectual property of ple. reproduction of information in ple data sheets or w eb site is permissible only if the reproduction is without alteration and is accompanied by associated warranties, conditions, limitations and notices. reproduction of this information with alteration is an unfair and deceptive business practice. ple is not responsible or liable for such altered documents. resale of ple products or services with statements different from or beyond the parameters stated by ple for that product or service voids all express and implied warranties for the associated ple product or service and is an unfair or deceptive business practice. ple is not responsible for any such statements. contacting pletronics inc. pletronics inc. tel: 425-776-1880 19013 36 th ave. west fax: 425-776-2760 lynnwood, wa 98036-5761 usa e-mail: ple-sales@pletronics.com url: www.pletronics.com copyright ? 2009 pletronics inc.

▲Up To Search▲

Price & Availability of FD5110TE-32768K-T1K

	To Download FD5110TE-32768K-T1K Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .